[IEEE 2009 4th International Design and Test Workshop (IDT)...

  • Main
  • [IEEE 2009 4th International Design and...

[IEEE 2009 4th International Design and Test Workshop (IDT) - Riyadh, Saudi Arabia (2009.11.15-2009.11.17)] 2009 4th International Design and Test Workshop (IDT) - Area and delay optimization for Networks-on-Chip architectures using Genetic Algorithms

Morgan, Ahmed A., Elmiligi, Haytham, El-Kharashi, M. Watheq, Gebali, Fayez
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2009
Language:
english
DOI:
10.1109/idt.2009.5404111
File:
PDF, 635 KB
english, 2009
Conversion to is in progress
Conversion to is failed