A comprehensive study of performance and reliability of P, As, and hybrid As/P nLDD junctions for deep-submicron CMOS logic technology
D. Nayak, Ming-yin Hao, J. Umali, R. RakkhitLanguage:
english
DOI:
10.1109/55.585358
File:
PDF, 71 KB
english