A novel gate—Cathode configuration with two interdigitation levels for GTO thyristors
Silard, A., Rusu, S.Volume:
4
Language:
english
Journal:
IEEE Electron Device Letters
DOI:
10.1109/edl.1983.25699
Date:
June, 1983
File:
PDF, 249 KB
english, 1983