A two-level reconfigurable architecture for digital signal processing
M.J. Myjak, J.G. Delgado-FriasVolume:
84
Year:
2007
Language:
english
Pages:
9
DOI:
10.1016/j.mee.2006.02.008
File:
PDF, 585 KB
english, 2007