![](/img/cover-not-exists.png)
[IEEE 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS) - Columbus, OH, USA (2013.08.4-2013.08.7)] 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS) - Design of a sub-picosecond-jitter delay-lock-loop for interleaved ADC sample clock synthesis
McNeill, John A., Gong, Jianping, Majidi, RabeehYear:
2013
Language:
english
DOI:
10.1109/mwscas.2013.6674626
File:
PDF, 1.11 MB
english, 2013