![](/img/cover-not-exists.png)
[IEEE 2008 IEEE Asian Solid-State Circuits Conference (A-SSCC) - Fukuoka, Japan (2008.11.3-2008.11.5)] 2008 IEEE Asian Solid-State Circuits Conference - A transistor-based background self-calibration for reducing PVT sensitivity with a design example of an adaptive bandwidth PLL
Park, Seung-Jin, Suho Woo,, Hyunsoo Ha,, Yunjae Suh,, Park, Hong-June, Jae-Yoon Sim,Year:
2008
Language:
english
DOI:
10.1109/ASSCC.2008.4708820
File:
PDF, 244 KB
english, 2008