![](/img/cover-not-exists.png)
Temperature scaling for 35 nm gate length high-performance CMOS
Th. Feudel, M. Horstmann, M. Gerhardt, M. Herden, L. Herrmann, D. Gehre, Ch. Krueger, D. Greenlaw, M. RaabVolume:
7
Year:
2004
Language:
english
Pages:
6
DOI:
10.1016/j.mssp.2004.09.063
File:
PDF, 579 KB
english, 2004