![](/img/cover-not-exists.png)
[IEEE 2010 VI Southern Programmable Logic Conference (SPL) - Ipojuca, Pernambuco, Brazil (2010.03.24-2010.03.26)] 2010 VI Southern Programmable Logic Conference (SPL) - Using an FPGA digital clock manager to generate sub-nanosecond phase shifts for lidar applications
Gaughan, William, Butka, BrianYear:
2010
Language:
english
DOI:
10.1109/spl.2010.5483021
File:
PDF, 924 KB
english, 2010