![](/img/cover-not-exists.png)
[IEEE 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers - San Francisco, CA, USA (7-9 Feb. 2000)] 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056) - A 7.1 GB/s low-power 3D rendering engine in 2D array-embedded memory logic CMOS
Yong-Ha Park,, Seon-Ho Han,, Jung-Su Kim,, Se-Joong Lee,, Jeong-Hun Kook,, Jae-Won Lim,, Ramchan Woo,, Hoi-Jun Yoo,, Jeong-Hwan Lee,, Jay-Hyun Lee,Year:
2000
Language:
english
DOI:
10.1109/isscc.2000.839768
File:
PDF, 255 KB
english, 2000