![](/img/cover-not-exists.png)
Efficient logic-level timing analysis using constraint-guided critical path search
Chanhee Oh,, Mercer, M.R.Volume:
4
Language:
english
Journal:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DOI:
10.1109/92.532035
Date:
September, 1996
File:
PDF, 1.09 MB
english, 1996