![](/img/cover-not-exists.png)
[IEEE Comput. Soc. Press 14th VLSI Test Symposium - Princeton, NJ, USA (28 April-1 May 1996)] Proceedings of 14th VLSI Test Symposium - On completely robust path delay fault testable realization of logic functions
Vardanian, V.A.Year:
1996
Language:
english
DOI:
10.1109/vtest.1996.510872
File:
PDF, 676 KB
english, 1996