![](/img/cover-not-exists.png)
Modeling a verification test system for mixed-signal circuits
Bello, D.S.S., Tangelder, R., Kerkhoff, H.Volume:
18
Language:
english
Journal:
IEEE Design & Test of Computers
DOI:
10.1109/54.902823
Date:
January, 2001
File:
PDF, 590 KB
english, 2001