![](/img/cover-not-exists.png)
[IEEE 2008 IEEE Custom Integrated Circuits Conference - CICC 2008 - San Jose, CA, USA (2008.09.21-2008.09.24)] 2008 IEEE Custom Integrated Circuits Conference - A 512-KB level-2 cache design in 45-nm for low power IA processor silverthorne
Taufique, Mohammed H., Okpisz, Alex, Ahmed, Haseeb N., Riley, John R., Hasan, Mohammad M., Gerosa, GianYear:
2008
Language:
english
DOI:
10.1109/cicc.2008.4672105
File:
PDF, 619 KB
english, 2008