[IEEE 2005 Symposium on VLSI Technology - Kyoto, Japan...

  • Main
  • [IEEE 2005 Symposium on VLSI Technology...

[IEEE 2005 Symposium on VLSI Technology - Kyoto, Japan (2005.06.14-2005.06.16)] Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005. - Layout impact on the performance of a locally strained PMOSFET

Eneman, S., Verheyen, P., Rooyackers, R., Nouri, F., Washington, L., Degraeve, R., Kaczer, B., Moroz, V., De Keersgieter, A., Schreutelkamp, R., Kawaguchi, M., Kim, Y., Samoilov, A., Smith, L., Absil,
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2005
Language:
english
DOI:
10.1109/.2005.1469196
File:
PDF, 404 KB
english, 2005
Conversion to is in progress
Conversion to is failed