![](/img/cover-not-exists.png)
[IEEE 2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) - Paris, France (2014.7.8-2014.7.10)] 2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) - STT-MRAM based low power synchronous non-volatile logic with timing demultiplexing
Huang, Kejie, Zhao, Rong, Lian, YongYear:
2014
Language:
english
DOI:
10.1109/nanoarch.2014.6880495
File:
PDF, 259 KB
english, 2014