[IEEE 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems - Krakow, Poland (2007.04.11-2007.04.13)] 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems - Layout to Logic Defect Analysis for Hierarchical Test Generation
Jenihhin, Maksim, Raik, Jaan, Ubar, Raimund, Pleskacz, Witold A., Rakowski, MichalYear:
2007
Language:
english
DOI:
10.1109/ddecs.2007.4295251
File:
PDF, 372 KB
english, 2007