![](/img/cover-not-exists.png)
[Japan Soc. Appl. Phys 1999 Symposium on VLSI Circuits. Digest of Technical Papers - Kyoto, Japan (17-19 June 1999)] 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326) - A source-line programming scheme for low voltage operation NAND flash memories
Takeuchi, K., Satoh, S., Imamiya, K., Sugiura, Y., Nakamura, H., Himeno, T., Ikehashi, T., Kanda, K., Hosono, K., Sakui, K.Year:
1999
Language:
english
DOI:
10.1109/vlsic.1999.797227
File:
PDF, 259 KB
english, 1999