![](/img/cover-not-exists.png)
[IEEE 2005 IEEE International Symposium on Circuits and Systems - Kobe, Japan (23-26 May 2005)] 2005 IEEE International Symposium on Circuits and Systems - Energy Optimization of Tapered Buffers for CMOS On-Chip Switching Power Converters
Villar, G., Alarcon, E., Madrenas, J., Guinjoan, F., Poveda, A.Year:
2005
Language:
english
DOI:
10.1109/iscas.2005.1465620
File:
PDF, 870 KB
english, 2005