![](/img/cover-not-exists.png)
[IEEE 2010 IEEE International Solid- State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2010.02.7-2010.02.11)] 2010 IEEE International Solid-State Circuits Conference - (ISSCC) - A 7Gb/s/pin GDDR5 SDRAM with 2.5ns bank-to-bank active time and no bank-group restriction
Oh, Tae-Young, Sohn, Young-Soo, Bae, Seung-Jun, Park, Min-Sang, Lim, Ji-Hoon, Cho, Yong-Ki, Kim, Dae-Hyun, Kim, Dong-Min, Kim, Hye-Ran, Kim, Hyun-Joong, Kim, Jin-Hyun, Kim, Jin-Kook, Kim, Young-Sik, KYear:
2010
Language:
english
DOI:
10.1109/isscc.2010.5433889
File:
PDF, 5.39 MB
english, 2010