![](/img/cover-not-exists.png)
A method for the analysis of transistor circuits having multiple DC solutions
Michał Tadeusiewicz, Stanisław HałgasVolume:
60
Year:
2006
Language:
english
Pages:
8
DOI:
10.1016/j.aeue.2005.12.007
File:
PDF, 356 KB
english, 2006