![](/img/cover-not-exists.png)
[IEEE 2011 IEEE International High Level Design Validation and Test Workshop - Napa Valley, CA (2011.11.9-2011.11.11)] 2011 IEEE International High Level Design Validation and Test Workshop - Using SystemVerilog assertions to relate non-cycle-accurate to cycle-accurate designs
Eveking, Hans, Dornes, Tobias, Schweikert, MartinYear:
2011
DOI:
10.1109/hldvt.2011.6114161
File:
PDF, 70 KB
2011