[IEEE 2010 International Symposium on System-on-Chip - SOC...

  • Main
  • [IEEE 2010 International Symposium on...

[IEEE 2010 International Symposium on System-on-Chip - SOC - Tampere, Finland (2010.09.29-2010.09.30)] 2010 International Symposium on System on Chip - State chart refinement validation from approximately timed to cycle callable models

Findenig, Rainer, Ecker, Wolfgang
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2010
Language:
english
DOI:
10.1109/issoc.2010.5625551
File:
PDF, 431 KB
english, 2010
Conversion to is in progress
Conversion to is failed