[IEEE 2007 IEEE Symposium on VLSI Circuits - Kyoto, Japan...

  • Main
  • [IEEE 2007 IEEE Symposium on VLSI...

[IEEE 2007 IEEE Symposium on VLSI Circuits - Kyoto, Japan (2007.06.14-2007.06.16)] 2007 IEEE Symposium on VLSI Circuits - A Sub-600mV, Fluctuation tolerant 65nm CMOS SRAM Array with Dynamic Cell Biasing

Bhavnagarwala, Azeez, Kosonocky, Stephen, Chan, Yuen, Stawiasz, Kevin, Srinivasan, Uma, Kowalczyk, Steve, Ziegler, Matt
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2007
Language:
english
DOI:
10.1109/vlsic.2007.4342773
File:
PDF, 2.42 MB
english, 2007
Conversion to is in progress
Conversion to is failed