![](/img/cover-not-exists.png)
[IEEE 2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012 - Seoul, Korea (South) (2012.05.20-2012.05.23)] 2012 IEEE International Symposium on Circuits and Systems - Energy-delay efficient asynchronous-logic 16×16-bit pipelined multiplier based on Sense Amplifier-Based Pass Transistor Logic
Ho, Weng-Geng, Chong, Kwen-Siong, Lin, Tong, Gwee, Bah-Hwee, Chang, Joseph S.Year:
2012
Language:
english
DOI:
10.1109/iscas.2012.6272073
File:
PDF, 455 KB
english, 2012