![](/img/cover-not-exists.png)
[IEEE 2011 IEEE International Symposium on Circuits and Systems (ISCAS) - Rio de Janeiro, Brazil (2011.05.15-2011.05.18)] 2011 IEEE International Symposium of Circuits and Systems (ISCAS) - A 5.4 Gb/s clock and data recovery circuit using the seamless loop transition scheme without phase noise degradation
Lee, Won-Young, Kim, Lee-SupYear:
2011
Language:
english
DOI:
10.1109/iscas.2011.5937594
File:
PDF, 1.50 MB
english, 2011