[IEEE 2008 3rd International Design and Test Workshop (IDT)...

  • Main
  • [IEEE 2008 3rd International Design and...

[IEEE 2008 3rd International Design and Test Workshop (IDT) - Monastir, Tunisia (2008.12.20-2008.12.22)] 2008 3rd International Design and Test Workshop - Power-delay efficient technology mapping of BDD-based circuits using DCVSPG cells

Reddy, Gopal Paul Rohit, Ghosh, Jyotirmoy, Mandal, Ajit Pal C. R., Bhattacharya, Bhargab B.
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2008
Language:
english
DOI:
10.1109/idt.2008.4802481
File:
PDF, 736 KB
english, 2008
Conversion to is in progress
Conversion to is failed