![](/img/cover-not-exists.png)
[IEEE 2005 IEEE International Symposium on Circuits and Systems - Kobe, Japan (23-26 May 2005)] 2005 IEEE International Symposium on Circuits and Systems - Scheduling Algorithm for Partially Parallel Architecture of LDPC Decoder by Matrix Permutation
In-Cheol Park,, Se-Hyeon Kang,Year:
2005
Language:
english
DOI:
10.1109/iscas.2005.1465951
File:
PDF, 284 KB
english, 2005