![](/img/cover-not-exists.png)
A low-power, area-efficient all-digital delay-locked loop for DDR3 SDRAM controller
Chen, HongMing, Ma, Song, Wang, Liu, Zhang, Hao, Pan, KenYi, Cheng, YuHuaVolume:
57
Language:
english
Journal:
Science China Information Sciences
DOI:
10.1007/s11432-014-5226-1
Date:
December, 2014
File:
PDF, 835 KB
english, 2014