[IEEE 2014 Conference on Design of Circuits and Integrated...

  • Main
  • [IEEE 2014 Conference on Design of...

[IEEE 2014 Conference on Design of Circuits and Integrated Systems (DCIS) - Madrid, Spain (2014.11.26-2014.11.28)] Design of Circuits and Integrated Systems - A high throughput configurable partially-parallel decoder architecture for Quasi-Cyclic Low-Density Parity-Check Codes

Hariri, Alaa Aldin Al, Monteiro, Fabrice, Sieler, Loic, Dandache, Abbas
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2014
Language:
english
DOI:
10.1109/DCIS.2014.7035602
File:
PDF, 2.30 MB
english, 2014
Conversion to is in progress
Conversion to is failed