ASIP acceleration for virtual-to-physical address translation on RDMA-enabled FPGA-based network interfaces
Ammendola, Roberto, Biagioni, Andrea, Frezza, Ottorino, Geurts, Werner, Goossens, Gert, Lo Cicero, Francesca, Lonardo, Alessandro, Paolucci, Pier Stanislao, Rossetti, Davide, Simula, Francesco, TosoraLanguage:
english
Journal:
Future Generation Computer Systems
DOI:
10.1016/j.future.2014.12.012
Date:
January, 2015
File:
PDF, 2.38 MB
english, 2015