![](/img/cover-not-exists.png)
Compact modeling of 0.35 μm SOI CMOS technology node for 4 K DC operation using Verilog-A
A. Akturk, M. Peckerar, K. Eng, J. Hamlet, S. Potbhare, E. Longoria, R. Young, T. Gurrieri, M.S. Carroll, N. GoldsmanVolume:
87
Year:
2010
Language:
english
Pages:
7
DOI:
10.1016/j.mee.2010.06.005
File:
PDF, 1.68 MB
english, 2010