![](/img/cover-not-exists.png)
CMOS logic gate performance variability related to transistor network arrangements
Digeorgia N. da Silva, André I. Reis, Renato P. RibasVolume:
49
Year:
2009
Language:
english
Pages:
5
DOI:
10.1016/j.microrel.2009.07.023
File:
PDF, 434 KB
english, 2009