![](/img/cover-not-exists.png)
Design of a novel fault-tolerant voter circuit for TMR implementation to improve reliability in digital circuits
R.V. Kshirsagar, R.M. PatrikarVolume:
49
Year:
2009
Language:
english
Pages:
5
DOI:
10.1016/j.microrel.2009.08.001
File:
PDF, 386 KB
english, 2009