![](/img/cover-not-exists.png)
Minimization of Drain-to-Gate Interaction in a SiC JFET Inverter Using an External Gate-Source Capacitor
Berry, Olivier, Hamieh, Youness, Raël, Stéphane, Meibody-Tabar, Farid, Vieillard, Sébastien, Bergogne, Dominique, Morel, HervéVolume:
645-648
Language:
english
Journal:
Materials Science Forum
DOI:
10.4028/www.scientific.net/MSF.645-648.957
Date:
April, 2010
File:
PDF, 878 KB
english, 2010