![](/img/cover-not-exists.png)
Sign extension bit minimisation algorithm for multi-bit coded multiplier structures for DSP applications
Poornaiah, D.V.Volume:
32
Year:
1996
Language:
english
Journal:
Electronics Letters
DOI:
10.1049/el:19961007
File:
PDF, 325 KB
english, 1996