![](/img/cover-not-exists.png)
[IEEE 2015 IEEE International Solid- State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2015.2.22-2015.2.26)] 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers - 7.5 A 3.3ns-access-time 71.2μW/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture
Noguchi, Hiroki, Ikegami, Kazutaka, Kushida, Keiichi, Abe, Keiko, Itai, Shogo, Takaya, Satoshi, Shimomura, Naoharu, Ito, Junichi, Kawasumi, Atsushi, Hara, Hiroyuki, Fujita, ShinobuYear:
2015
Language:
english
DOI:
10.1109/ISSCC.2015.7062963
File:
PDF, 1.15 MB
english, 2015