![](/img/cover-not-exists.png)
A methodology for speeding up matrix vector multiplication for single/multi-core architectures
Kelefouras, Vasilios, Kritikakou, Angeliki, Papadima, Elissavet, Goutis, CostasVolume:
71
Language:
english
Journal:
The Journal of Supercomputing
DOI:
10.1007/s11227-015-1409-9
Date:
July, 2015
File:
PDF, 675 KB
english, 2015