![](/img/cover-not-exists.png)
Loop Optimization for Divergence Reduction on GPUs with SIMT Architecture
Novak, RomanVolume:
26
Language:
english
Journal:
IEEE Transactions on Parallel and Distributed Systems
DOI:
10.1109/TPDS.2014.2324587
Date:
June, 2015
File:
PDF, 931 KB
english, 2015