![](/img/cover-not-exists.png)
Path delay test generation at functional level
Bareisa, Eduardas, Jusas, Vacius, Motiejunas, Kestutis, Seinauskas, RimantasVolume:
9
Language:
english
Journal:
IET Computers & Digital Techniques
DOI:
10.1049/iet-cdt.2013.0096
Date:
May, 2015
File:
PDF, 295 KB
english, 2015