![](/img/cover-not-exists.png)
An efficient FPGA architecture for integer η th root computation
Rangel-Valdez, Nelson, Barron-Zambrano, Jose Hugo, Torres-Huitzil, Cesar, Torres-Jimenez, JoseLanguage:
english
Journal:
International Journal of Electronics
DOI:
10.1080/00207217.2014.989280
Date:
November, 2014
File:
PDF, 603 KB
english, 2014