Cross-layer reliability evaluation, moving from the hardware architecture to the system level: A CLERECO EU project overview
Vallero, A., Tselonis, S., Foutris, N., Kaliorakis, M., Kooli, M., Savino, A., Politano, G., Bosio, A., Di Natale, G., Gizopoulos, D., Di Carlo, S.Language:
english
Journal:
Microprocessors and Microsystems
DOI:
10.1016/j.micpro.2015.06.003
Date:
June, 2015
File:
PDF, 1.46 MB
english, 2015