2.5 Gbit/s clock and data recovery circuit IC using novel duplicated PLL technique
Kishine, K., Takiguchi, K., Ichino, H.Volume:
35
Year:
1999
Language:
english
Journal:
Electronics Letters
DOI:
10.1049/el:19990294
File:
PDF, 152 KB
english, 1999