![](/img/cover-not-exists.png)
Bit line sensing strategy for testing for data retention faults in CMOS SRAMs
Champac, V.H., Avendaño, V., Linares, M.Volume:
36
Year:
2000
Language:
english
Journal:
Electronics Letters
DOI:
10.1049/el:20000855
File:
PDF, 117 KB
english, 2000