![](/img/cover-not-exists.png)
Whitespace-Aware TSV Arrangement in 3-D Clock Tree Synthesis
Liu, Wulong, Wang, Yu, Chen, Guoqing, Ma, Yuchun, Xie, Yuan, Yang, HuazhongVolume:
23
Language:
english
Journal:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DOI:
10.1109/TVLSI.2014.2354347
Date:
September, 2015
File:
PDF, 3.68 MB
english, 2015