![](/img/cover-not-exists.png)
5.6 ps Gate Delay All Refractory Josephson OR Gate with Modified Variable Threshold Logic
Kotani, Seigo, Fujimaki, Norio, Imamura, Takeshi, Hasuo, Shinya, Yamaoka, ToyoshiVolume:
24
Journal:
Japanese Journal of Applied Physics
DOI:
10.1143/JJAP.24.L421
Date:
June, 1985
File:
PDF, 461 KB
1985