![](/img/cover-not-exists.png)
Logic testability of defective floating gate CMOS latches
Champac, V.H., Figueras, J., Rubio, A.Volume:
28
Language:
english
Journal:
Electronics Letters
DOI:
10.1049/el:19921483
Date:
December, 1992
File:
PDF, 309 KB
english, 1992