How to avoid the generation of logic loops in the construction of fault trees
M Demichela, N Piccinini, I Ciarambino, S ContiniVolume:
84
Year:
2004
Language:
english
Pages:
11
DOI:
10.1016/s0951-8320(03)00141-8
File:
PDF, 526 KB
english, 2004