![](/img/cover-not-exists.png)
Analysis of network-on-chip topologies for cost-efficient chip multiprocessors
Ortín-Obón, Marta, Suárez-Gracia, Darío, Villarroya-Gaudó, María, Izu, Cruz, Viñals-Yúfera, VíctorLanguage:
english
Journal:
Microprocessors and Microsystems
DOI:
10.1016/j.micpro.2016.01.005
Date:
February, 2016
File:
PDF, 1.84 MB
english, 2016