![](/img/cover-not-exists.png)
Performance evaluation of a bus-based multistage multiprocessor architecture
A. Veglis, A. Pombortsis, E. PapaefstathiouVolume:
46
Year:
2000
Language:
english
Pages:
9
DOI:
10.1016/s1383-7621(98)00061-7
File:
PDF, 370 KB
english, 2000