![](/img/cover-not-exists.png)
Errata to “Surface-Potential-Based Drain Current Analytical Model for Triple-Gate Junctionless Nanowire Transistors” [Dec 12 3510-3518]
Trevisoli, Renan, Doria, Rodrigo Trevisoli, de Souza, Michelly, Das, Samaresh, Ferain, Isabelle, Pavanello, Marcelo AntonioVolume:
63
Language:
english
Journal:
IEEE Transactions on Electron Devices
DOI:
10.1109/TED.2015.2496962
Date:
January, 2016
File:
PDF, 75 KB
english, 2016